种	教	*	23	TO)、明二、	(星期	型型	帮
架	午	雙	>	1 2	五十十年	旦		米

老 関 試科目 K1. 黨 . . 科技大 Computer

Architecture /08 學年度第 → 學期 \|\(\square\) 學期

考試命題用紙

产 頁共 W 百八

W 班別:

村田大村和東方各共

1. Given a hierarchical memory system, assume the cache total data size is 8 MB and the memory size is 2³⁰ bytes.


(A) If the cache system is implemented in direct-mapped cache with 8 words per block, how many tag bits are required? (3%)

(B) If the cache system is implemented in 4-way set associative cache with 8 words per block, how many tag bits are required? (3%)

(C) Assume that the cache hit access time is 1 cycle and the cache hit ratio is 95%. If the memory access takes 50 cycles and the memory to cache transmission takes 1 cycle, how many data access cycles are required from CPU to cache in average? (3%)

PS: 1 word = 4 bytes

2. There are several control signals in a multi-cycle processor implementation. These signals are PCWriteCond, PCWrite, IorD, MemRead, MemWrite, MemtoReg, IRWrite, PCSource, ALUOp (2-bits), ALUSrcB, ALUSrcA, RegWrite, and RegDst. Please fill up some of the aforementioned control signals of the add immediate instruction (addi) in every cycle. Use 'X' to represent the don't care condition of the control signal. (26%)



4	ω	2	_	Cycle
				PCWrite
				lorD
				MemRead
				Cycle PCWrite lorD MemRead MemtoReg IRWrite PCSource ALUOp ALUSrcA ALUSrcB RegWrite
				IRWrite
				PCSource
				ALUOp
				ALUSrcA
				ALUSrcB
				RegWrite
				RegDst
				لِــــ

ALUop (Symbolic)
ALUop <1:0>

Add 00

Subtract 2

XX

华 華 真問 (星期 国 日上午 下午第) 晚間 平 Ŕ 數 教 往 串 墨

米 奥 試科目 言室 灣科技大學 . .

> 00 學年度 學期

強

試命題用

舒 頁 米 W

頁

Computer Architecture 0

「第 V 學期 □ 外 第 所 □ 大 學 部 □ 工 程 在 職 進 修


班别:代表大批复格号

3. In a MIPS pipeline processor design, we divide one instruction into five stages, instruction fetch (IF), instruction decode and register fetch (ID/RF), execution (EX), memory access (MEM), and write back (WB). Given a segment of MIPS instructions below, please answer the following problems.
(A) What is the instruction memory doing during cycle 3? (3%)
(B) What is the register file doing during cycle 6? (3%)
(C) What is the ALU doing during cycle 7? (3%)
(D) At which cycle the data memory is accessed? (3%)
(E) How many cycles are required to complete these instructions? (3%)

tw sub and or add

\$10, \$11, \$12, \$13,

20 (\$1) \$2, \$3 \$4, \$5 \$6, \$7 \$8, \$9



	chitecture	/08學年度		
		學年	华	米
40		東	F	
	□ □ 外 現 究 所 □ 上 程 在 在 在 在		(星期	旦
	職進修	學期)晚間	日上午
	、班別			54 54
		米	5	₽ I
	METER	野	*	*
	系班別:十萬七对为東大	考試命題用紙		
	40		数	年
	#	解	仁	解
		N		
		河米		
	'	w		
		百八		

老 製 試科目 14 H3]0H 灣に • • Computer 科技大

Architecture

 (A) Manager wants you to improve the machine to run 4 times faster. Suppose you can make the following decisions, one is "the divide runs at most 3 times faster", the other is "the multiply runs at most 8 times faster". Could you meet manager's goal by making only one improvement? If yes, which one? If no, why? (5%) (B) Now if you can make both the multiply and divide improvements, what is the speedup of the improved 	4. Suppose you have a machine which executes a program consisting of 50% floating point multiply, 20% floating point divide, and the remaining 30% are from other instructions.			
	T	Ï	1	

machine relative to the original machine? (5%)

5. Assume the following assembly code is run on a machine with 2 GHz clock rate, and the number of cycles for each assembly instruction is shown in the following table. Suppose that \$a0=3, \$a1=20 at the initial time.

loop: add \$t0, \$zero, \$zero

beq add \$t0, \$a1, \$t0, \$zero finish \$a0

\$a1, \$a1,

addi loop

finish: addi add \$00, \$t0, \$t0, \$t0, \$zero 100

2	1	Cycles
lw, beg, j	add, addi, sub	Instruction

- (A) What is the value of \$v0 after the execution of the final cycle? (4%)
 (B) How many instructions will be executed for this assembly code? In other words, please calculate the total number of instruction count for executing this code with the given initial settings of registers. (4%)
 (C) How many clock cycles will be required for executing this assembly code? (4%)
 (D) What is the average CPI? (4%)
 (E) What is the MIPS (millions of instructions per second) of this assembly code? (4%)
- 6. Please answer the following questions about IEEE 754 binary representation. Assume that only the single precision format is considered.
 (A) What is the IEEE 754 binary representation of zero in the single-precision format? (4%)
 (B) What are the maximum and the minimum positive numbers, excluding infinity, NaN, and denormalized numbers, in IEEE 754 binary representation? (4%)
 (C) What are the maximum and the minimum negative numbers, excluding infinity, NaN, and denormalized numbers, in IEEE 754 binary representation? (4%)
 (D) What are the maximum and the minimum positive numbers, excluding infinity and NaN, in IEEE 754 binary representation? (4%)
 (E) What are the maximum and the minimum negative numbers, excluding infinity and NaN, in IEEE 754 binary representation? (4%)